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Abstract
To enhance system performance of future heterogeneous
wireless networks the co-design of PHY, MAC, and higher
layer protocols is inevitable. In this work, we present WiS-
CoP - a novel embedded platform for experimentation, pro-
totyping and implementation of integrated cross-layer net-
work design approaches. WiSCoP is built on top of a
Zynq hardware platform integrated with FMCOMMS1/2/4
RF front-ends. We demonstrate the flexibility of WiSCoP
by using it to prototype a fully standard compliant IEEE
802.15.4 stack with real-time performance and cross-layer
integration.
1 Introduction
Wireless networks have experienced tremendous growth
and transformations over the last decade, fueled by the ad-
vent of popular devices and services. Future wireless net-
works will undergo changes in various perspectives and a
paradigm shift from the concept of connected people to the
concept of connected devices also known as the Internet of
Things (IoT). This concept will introduce massive amount
of diverse wirelessly connected objects, putting significant
pressure on the already limited wireless spectrum. More than
a decade ago, cross-layer optimization has been introduced
as a principle for developing customized protocols that have
efficient network resource allocation [1]. However, the wire-
less industry choose to follow a layered design approach, as
it allows development of simple, modular and interoperable
protocols. This principle causes information hiding between
protocol layers, i.e. information about operation at one layer
cannot be used by higher or lower layers. Therefore, radio
chipset vendors offer limited coordination between physical
(PHY), medium access control (MAC), and higher-layer pro-
tocols. As a result, PHY and MAC layer innovations are usu-
ally prototyped separately without the possibility for joint
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Figure 1. WiSCoP architecture showing different mod-
ules.
optimization and real-world evaluation.
Novel PHY algorithms are typically prototyped on SDR
platforms. These platforms consist of a RF front-end and a
host PC with CPU as main processing unit. However, CPUs
cannot guarantee predictable processing latency due to its se-
quential processing nature. This is the main reason why de-
velopment of MAC algorithms that control SDR-based PHY
layer is extremely difficult. Moreover, such platforms have a
large form factor and consume significant power which pre-
cludes their distributed deployment. For these reasons, most
MAC algorithms are developed and evaluated on embedded
platforms. Due to diverse radio chipset capabilities and hard-
ware specifics, evaluating the same MAC layer algorithm on
different embedded platforms requires significant develop-
ment time and effort. Furthermore, benchmarking innova-
tive cross-layer PHY/MAC optimized algorithms on diverse
platforms is almost impossible.
To tackle this challenge, we present WiSCoP1, a novel
platform for prototyping cross-layer optimized protocols.
Our platform benefits from recent advances in the field of
hybrid FPGA technology that tightly couples a FPGA fabric
with a hard core CPU on a single die. The very first re-
lated work [2] introduced a platform for prototyping cross-
layer optimized wireless protocols. However, this platform
1WiSCoP will be available to the research community at
https://github.com/TarikKazaz/WiSCoP.
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is closed source, requires expensive LabVIEW license and
is based on a host PC and large-scale FPGA which makes
it difficult for wide usage and deployment. Compared to
existing work [2][3] WiSCoP is a flexible, small scale, low
power, fully integrated embedded platform with support for
real-time experimentation and distributed deployment.
2 WiSCoP Architecture
WiSCoP is implemented on top of a Zynq SoC with addi-
tional FMCOMMS1/2/4 RF front-ends. The Zynq SoC con-
sists of a dual-core ARM Cortex-A9 processor as the PS unit
and an Artix-7 FPGA as the PL unit. The PS and PL are
connected through a high-performance (HP) interface and
DMA. Apart from the HP interfaces, there are a number of
general purpose (GP) interfaces which allow bidirectional
register access between the PS and PL. The RF front-ends
support frequency range from 60MHz to 6GHz with pass-
band bandwidth of up to 200MHz.
For PHY layer prototyping WiSCoP uses Xilinx HDL
or HLS design flows which are available for free through
the Xilinx University Program. Prototyping of MAC al-
gorithms can be done in C and compiled for execution on
ARM processor. The demo illustrates the real-time perfor-
mance, IEEE 802.15.4 standard compliance and the flexibil-
ity of WiSCoP. The overall hardware design consumes 18%
of HW resources available on Z-7020 Zynq chip.
The architecture of WiSCoP, shown on Figure 1, has three
modules: Flexible PHY Layer, Medium Access Scheduler
and Radio Controller.
Flexible PHY layer. This module provides a IEEE
802.15.4 2.4 GHz fully standard compliant PHY and CRC
engine. It consists of transmit (Tx) and receive (Rx) base-
band processing chains. These chains are composed of con-
trollable processing units with exposed read and write reg-
isters that support real-time monitoring and control of PHY
parameters. Each processing unit is implemented in Verilog
and has a standardized AXI interface. The Tx and Rx chains
are connected with an ARM processor through a HP inter-
face. This allows high speed data transfer between the PHY
and MAC layers. Both, Tx and Rx chains, process samples
at 8Msps. Compared to typical transmit and receive func-
tionalities, our PHY supports additional capabilities:
• Parametrized control of all signal processing units:
Spreading Factor and Pulse Shaping.
• Customization of PHY layer packet frames including
Preamble, SFD and Length.
• Reporting of PHY parameters to the radio controller.
Medium access scheduler (MAS). MAC algorithms usu-
ally need to meet rigorous timing constraints. For instance,
in IEEE 802.15.4 an acknowledgment packet needs to be
sent 192µs after successful packet reception. Moreover,
TDMA-based schemas require precise time-driven packet
scheduling. To meet such constraints, we implemented two
ring buffers for packet storing and a simple scheduler based
on a hardware timer. Ring buffers are directly mapped to
shared DDR memory. Data is transferred between shared
memory and PHY with support of the DMA controller.
This module API provides functions such as: load packet,
get packet, set transmission time, etc. The hardware timer
Figure 2. Overview of the demo setup.
on the ARM processor ensures real-time execution of these
functions. We validated this through a signal analyzer per-
forming power vs. time signal measurements. Results
showed that the MAS enables 1µs packet scheduling accu-
racy and an average ACK response time of 7µs.
Radio controller (RC). The RC is a central control point
of WiSCoP. Through the usage of exposed interfaces it con-
figures PHY and RF front-end parameters and coordinates
the actions of MAS. It also provides an interface to higher
network protocols. Due to the unpredictable and dynamic
nature of the wireless medium it is important to trigger ra-
dio control actions at precise moments in time or on specific
events. This has been solved by adding support for customiz-
able generation of hardware IRQs from the PHY. WiSCoP
provides generic interfaces which support execution of cus-
tom radio control programs and widely used network stacks
such as: ContikiOS or FreeRTOS port of OpenWSN.
3 Demonstration
Figure 2 shows the demo setup for WiSCoP. The setup
consist of two 802.15.4 off-the-shelf sensor nodes with dif-
ferent radio chips, two WiSCoP-enabled nodes and one
USRP for visualization purposes. The demo has two show-
cases. The first, demonstrates the compatibility of WiSCoP
with two off-the-shelf nodes. During this stage the PHY and
MAC parameters that are exposed to the RC will be dis-
played on the screen. The second, proves the flexibility of
our PHY layer by changing PHY parameters during commu-
nication between two WiSCoP nodes. During this phase the
achieved throughput is visualized.
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